In this study, Cu/polyimide multilayer interconnections (dual-damascene) approach based on a UV-assisted thermal nanoimprint technique at every lithography process was demonstrated aiming at developing a low-cost fabrication process for high-density interconnections in polyimide. The dual-damascene process can be simplified by nanoimprint using a multi-tiered mold, and realize fine interconnections using a soluble polyimide block copolymer with a high formability and low shrinkage during a polyimide patterning process. Three-layered Cu/polyimide structures with a minimum wire-width of 5 µm were fabricated in the polyimide by performing subsequent Cu electroplating and chemical mechanical polishing (CMP). The feasibility of the process was thus verified. The electric resistances values of the fabricated three-layered interconnections measured by a four-terminal method showed linear increase as a function of the number of interconnection vias. Heat resistance test at 260 o C which corresponded to reflow soldering process was also evaluated; less than 1.2%-increasing ratio of electric resistance was obtained in the case of 3-cycle heating.
Introduction
Copper/polyimide (Cu/PI) multilayer interconnections technique (dual damascene) has been widely used in electronics packaging processes as a tool for fabricating electric wiring boards such as interposers and printed circuit boards (PCBs) [1] [2] [3] [4] [5] . Recently, three-dimensional (3D) stacking and System in Package (SiP) approaches using throughsilicon-vias (TSVs), or through-glass-vias (TGVs) are proposed to achieve high-speed signal performance with high density and low power consumption [6] [7] . Fine multilayer process Cu wiring is needed in top and bottom side layer of TSVs or TGVs. Cu/PI interconnections are generally fabricated by polyimide patterning, electroplating, and chemical mechanical polishing (CMP) [8] [9] [10] [11] . Polyimide patterning is commonly carried out by laser process, photolithography using photo-sensitive polyimide, or pattern transfer by photolithography using standard photoresist and dry etching. However, their processes require sophisticated process steps with long processing time, and multiple alignments resulting in high costs, particularly where 3D interconnection structures are involved [12] [13] [14] . In addition, it is difficult to fabricate patterns with high resolutions and high-precisions in polyimide films because polyimide is difficult to etch or to dissolve away by a conventional photolithography and etching processes [15] [16] [17] . Furthermore, fine patterns with rectangular cross-sections and well defined line-edges are difficult to achieve due to a large shrinkage (30 -60%) resulting from the thermal imidization reaction of the polyimide precursor [18] [19] [20] [21] .
As a more efficient and cost effective method, nanoimprint lithography has recently been utilized for microscale polyimide patterning [22] [23] . However, the thermal nanoimprinting of polyimide remains to be challenging because it requires a high nanoimprinting temperature of over 300 o C, which leads to high thermal residual stress and poor layer-to-layer overlay accuracy. It also has a drawback of long processing time including heating and cooling processes. To overcome this, several types of low-temperature nanoimprint processes using polyimide precursors have been suggested as alternative processes [24] [25] [26] [27] [28] . In these processes, polyimide precursor resin in liquid state is nanoimprinted, and is then cured at 300-400 o C to induce a thermal imidization reaction.
Therefore, film shrinkage accompanied by the thermal imidization reaction cannot be avoided [29] [30] [31] .
We developed a UV-assisted thermal nanoimprint process using a soluble polyimide block copolymer as a high-precision patterning process for polyimide [32] . Since the soluble polyimide block copolymer is an ink-like imidized polyimide, it can be patterned at a relatively low temperature of around 100°C without significant changes in pattern dimensions. A photosensitive-type soluble polyimide block copolymer was used to avoid the pattern deformation resulting from thermal reflow during the post-baking process.
In this paper, multi-layered Cu/PI interconnections with wire-widths ranging from 5 to 50 µm were demonstrated by the developed nanoimprint process. The Cu/PI dual-damascene process can be simplified by nanoimprint using a multi-tiered mold at the every lithography process. The fabricated multi-layered Cu/PI interconnections were evaluated for their electric properties and the applicability of the interconnections for electric packaging was verified. 5, 10, 20 , and 50 µm widths at a density of 0.5 were fabricated on an 8-inch Si master wafer by photolithography using a photoresist (TOK THMR-iP3650) and a contact mask aligner (EVG EVG6200). The patterns were etched to a depth of 4.2 µ m by an inductively coupled plasma reactive ion etching (ICP-RIE) system (SPP Technologies MUC-21) using SF 6 and C 4 F 8 . After the removal of the photoresist, the fabricated master mold was treated with an anti-adhesion reagent (Gelest Aquaphobe CF) for 10 min. were duplicated by a thermal nanoimprint process with an air-pressurized nanoimprint system (Obducat Technologies AB Eitre®8). The air-pressurized nanoimprint system with the flexible polymer stamp provides good conformity and large contact area during the nanoimprint process, because the flexible polymer stamp can be easily bent, shaped, or deformed by the externally applied force, allowing faster complete filling and with better uniformity over the whole surface. As a flexible polymer mold, a commercial intermediate polymer sheet (Obducat Technologies AB IPS®) with a glass transition temperature (T g ) of about 150 °C was used. Figure 2 shows a schematic of the fabrication process of multi-layered Cu/PI interconnections. As a polyimide material, a soluble polyimide block copolymer (PI R&D Q-RP-X1149) was used. After spin-coating a 25-µm-thick layer of soluble polyimide block copolymer (negative type photosensitive resin) on an 8-inch Si wafer, the sample was prebaked on a hot plate at 100 °C for 4 min [ Fig. 2(a) ]. The structures of the polymer mold were transferred to polyimide/Si substrate by a thermal nanoimprint process with an air-pressurized nanoimprint system. The nanoimprint pressure, nanoimprint time, and process temperature were 4 MPa, 10 min, and 120 °C, respectively. The patterned polyimide was exposed by a UV light with 365 nm wavelength at an exposure dose of 1200 mJ/cm 2 . Post baking was conducted by gradual heating from 25 °C to 200 °C at a heating rate of 5 °C/min [ Fig. 2(b) ]. To construct Cu/polyimide interconnection structures, a damascene process was performed. After the sputtering of a 30-nm-thick Cr barrier and 400-nm-thick Cu seed layers, the samples were electroplated with Cu [ Fig. 2(c)] . The samples were then subsequently planarized by chemical mechanical polishing (CMP) [ Fig. 2(d) ].
Experimental

Fabrication of Cu/PI interconnections
The next step is a multi-tiered nanoimprint step. After spin-coating a 10-µm-thick layer of soluble polyimide block copolymer with negative type photosensitive resin on an 8-inch Si wafer, the sample was prebaked on a hot plate at 100 °C for 4 min [ Fig. 2(e) ]. The structures of multi-tiered polymer mold were then transferred to PI/Cu/PI/Si substrate by the thermal nanoimprint process with an air-pressurized nanoimprint system. The nanoimprint pressure, nanoimprint time, and process temperature were 4 MPa, 15 min, and 120 °C, respectively. The patterned polyimide was exposed by UV light system with 365 nm wavelength at an exposure dose of 1200 mJ/cm 2 . Post baking was conducted by gradual heating from 25 °C to 200 °C at a heating rate of 5 °C/min [ Fig. 2(f) ]. The residual layer etching of polyimide was conducted for 6 min by an ICP-RIE system (Panasonic FP-EA01A) using O 2 and CHF 3 [ Fig. 2(g) ]. After the sputtering of a 30-nm-thick Cr barrier and 400-nm-thick Cu seed layers, the samples were electroplated with Cu [ Fig. 2(h) ]. And the samples were then subsequently planarized by chemical mechanical polishing (CMP) [ Fig. 2(i) ]. The polyimide pattern profiles and residual layer thickness were measured by a 3D laser measuring microscope (OLYMPUS OLS4000) and a reflective film thickness monitor (Otsuka Electronics FE-3000).
The fabricated Cu/PI multilayer structures were observed using a high-resolution 3D X-ray imaging system (Xradia MicroXCT-400) and a field emission scanning electron microscope (FE-SEM: NTT-AT) after the sample was selectively processed by a focused ion beam (FIB) system (NTT-AT). 
Measurement of electric property
The electric resistances of the fabricated multi-layered interconnections with 6, 18, 30, 42, and 54 vias were evaluated by a four-terminal method using kelvin probes (Cascade microtech DCP-150K-25) and a semiconductor parameter analyzer (Agilent 4155C). Figure 3 shows a schematic of the four-terminal method for low electric resistance.
Four-terminal sensing can accurately measure low electric resistance to eliminate the impedance contribution of the wiring and contact resistances. Differential voltages at both ends of the interconnection were measured while a constant current of 100 mA being applied at 25 °C. The electric resistances were calculated from the applied currents and measured voltages.
Heating resistance property corresponding to a reflow soldering process at a temperature of 260 °C is important for electric packaging applications. The sample was heated from 100 °C to 200 °C at a heating rate of 10 °C/min on the hot plate. Next, the sample was set onto another hot plate with 260 °C for 10 s. After the cooling, the electric resistances of the fabricated multi-layered interconnections with wire-width of 10 µ m with 6, 18, 30, 42, and 54 vias were evaluated. The heating test was repeated three times with the same sample. 
Results and Discussion
Fabricated Cu/PI interconnections
A residual layer created in the patterning is unique to nanoimprint lithography [33] and has to be removed as shown in Fig. 2(f) . The average residual layer thickness of the polyimide at 5 points on the wafer was 5.4 µ m. Figure 4 shows the dependence of polyimide etching rates on CHF 3 gas flow rate for the removal of the residual layer. The O 2 gas flow rate, chamber pressure, RF power, and RF bias were 30 sccm, 2 Pa, 1200 W, and 400 W, respectively. The polyimide etching rates were calculated from the etching values for an etching time of 1 min. The etching rate increased in the case of adding CHF 3 gas to O 2 gas because the used soluble polyimide block copolymer consists of siloxanemodified structures. Over 10 sccm, the etching rate leveled off at about 1 µ m/min. We adopted the condition of CHF 3 gas rate of 10 sccm due to gas consumption concerns. Figure 5(a) shows optical microscope images of polyimide patterns with 10 µ m width after the 2 nd nanoimprint. It was confirmed that the multi-tiered polyimide patterns were fabricated and aligned on the yellow color patterns which were first formed Cu layer. Figure 5(b) shows optical microscope images of polyimide patterns with 10 µ m width after residual layer etching for 6 min. White color patterns correspond to the exposed first formed Cu layer by the removal of polyimide residual layer. The groove width of polyimide patterns after nanoimprint and residual layer etching were 11.3 and 13.9 µ m, respectively. It was found that, the grooves became 2.6 µ m wider by the residual layer etching, and the etching rate in the width direction was 0.43 µ m/min. In this way, a thinner residual layer might be desirable because fabrication of fine patterns is a delicate process for polyimide by dry etching. Figure 6 shows pattern profile after residual layer etching as part of A-A' section in Fig.  5(b) . It was found that the two-step-structure was fabricated by the 2 nd nanoimprint and residual layer polyimide etching. The heights of the 2 nd layer patterns (vias) and the 3 rd layer patterns were 3.5 µ m and 3.6 µ m, respectively. The polyimide patterns with two-step height could be fabricated almost as intended. Figure 9 shows relationship between electric resistance and number of vias for nominal wire-widths of 5, 10, 20, and 50 µ m. The relationship shows relatively linear except for a wire-width of 5 µ m. The interconnection of 54 vias with wire-width of 5 µ m would short-circuit in part since the patterns were partially jointed next pattern during residual layer etching process. The calculated electrical resistivity was 1.30 µ Ω· cm from measured electric resistances and interconnection dimensions in Fig. 8 . The obtained electrical resistivity of Cu interconnections roughly agreed with the theoretical value of 1.68 µ Ω · cm [34] . The difference in resistivity values may be inaccurate determination of Cu wire dimensions.
Measured electric properties
The squares (a) and diamonds (b) in Fig.  10 show relationship between the increasing ratio of resistance and number of vias after 260 o C heating of 1 cycle and 3 cycles of heat resistance test which corresponds to reflow soldering process. Less than 1.2%-increasing ratio of electric resistance was obtained in the case of 3-cycle heating; the slight increasing electric resistance may be oxidization of Cu pattern. It can be said that Cu/PI multi-layered structures keep the electrical conductivity without wire disconnection after 260 o C heating. We also confirm that the Cu/PI interconnections do not show any defect after 260 o C heating by an optical microscope observation. 
Conclusion
In this study, a fabrication process using a UV-assisted thermal nanoimprint technique at every lithography process was demonstrated for multi-layered Cu/PI interconnections aiming at developing high-density interconnections in polyimide. A dual-damascene process can be simplified by nanoimprint employing multi-tiered molds and fine interconnections using a soluble polyimide block copolymer with the high formability and low shrinkage in polyimide patterning process. The three-layered Cu/PI structures with a minimum wire-width of 5 µm were fabricated in the polyimide by performing subsequent Cu electroplating and chemical mechanical polishing. The electric resistances values of the fabricated three-layered interconnections measured by a four-terminal method showed linear increase as a function of the number of interconnection vias. Heat resistance test at 260 o C which corresponds to reflow soldering process is also evaluated; less than 1.2%-increasing ratio of electric resistance is obtained in the case of 3-cycle heating. Good heat resistance was achieved. The developed process using nanoimprint is potentially useful in electronics packaging technologies as a fabrication process of high-density interconnections for interposer applications.
